Skip to content

@RudraPatel21

Rudra Patel

@RudraPatel21

Skill iconPython
Skill iconC++
Verilog
Circuit Design
edge impulse

Anand, India